


[illegible]

Figure 1

FIGURE 2





FIGURE 3






FIGURE 4

000000 000000 000000




FIGURE 5

000000 000000




FIGURE 6

[illegible]

FIGURE 7

Sorting Bin for a given rate

33

T8 T7 T6 T5 T4 T3 T2 T1 T0

1/throughput rate (time)

$F(\text{jitter}, \text{latency})$ (time)

**F(jitter,
◀latency) ▶
(time)**

The diagram illustrates the architecture of the Bridging and Routing Module. It consists of the following components and their interconnections:

- Memory:** A vertical stack of memory components on the left, including Packets, Buffer Descriptor Pool, Buffer Descriptors, SID to CMID Table, UF Output Queue, DF Input Queue, PCI Input and Output Queues, MII Input and Output Queues, Bridge Queue, and Command Input and Output Queues. It is connected to the Memory Management Module via a bidirectional arrow.
- Bridging and Routing Module:** The main processing unit, containing:
 - 53 Memory Management Module:** Receives data from the Memory and distributes it to the interface modules.
 - Network Interface Module 58:** Connected to the Memory Management Module and the Network Interface.
 - CAM Interface Module 59:** Connected to the Memory Management Module and the CAM.
 - 60 PCI Interface Module:** Connected to the Memory Management Module and the PCI Bus Interface.
 - 61 Command Interface Module:** Connected to the Memory Management Module.
 - 41 CAM:** Connected to the CAM Interface Module.
- External Interfaces:**
 - Network Interface:** Connected to the Network Interface Module (58) via a bidirectional arrow.
 - PCI Bus Interface:** Connected to the PCI Interface Module (60) via a bidirectional arrow.

FIGURE 10

31 32

